Clock distribution network

The objective of this work is to minimize the delay, rise and fall times, skew, and power consumption of the clock signal distribution system. In the process, we also provide analytical models for the system behavior and optimize it to achieve the design constraints. We perform logical effort analysis to find the optimal number of stages between input clock and loads. Afterwards, each buffer stage can be properly sized to reduce the clock skew across different loads.